Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| controllers:ctucanfd [2019/01/24 15:00] – [CTU CAN FD Core] pavelpisa | controllers:ctucanfd [2021/05/13 08:22] (current) – [CTU CAN FD] ondrej | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| ====== CTU - Czech Technical University in Prague ====== | ====== CTU - Czech Technical University in Prague ====== | ||
| - | There are more CAN bus related project implemented at | + | There are many CAN bus related project implemented at |
| the [[http:// | the [[http:// | ||
| of the [[http:// | of the [[http:// | ||
| - | ===== CTU CAN FD Core ===== | + | ===== CTU CAN FD ===== |
| - | The VHDL open-source CAN FD core project. | + | |
| - | Project pages: https:// | + | CTU CAN FD is a soft IP core whose development started at Czech Technical University. The core is usable in FPGA and ASIC implementations. It supports ISO and NON-ISO versions of CAN FD protocol and it is compliant with ISO 11898-1 2015. The core is open-source, |
| + | |||
| + | HW Features: | ||
| + | * 2 - 8 TX buffers | ||
| + | * FIFO-like RX buffer with configurable size | ||
| + | * HW filtering of RX frames | ||
| + | * Time-stamping (RX) and Time-triggered transmission (TX) | ||
| + | * Variety of interrupts | ||
| + | * Listen only mode, Restricted operation mode, Self test mode, Test Mode, | ||
| + | * Support of ASIC manufacturing testability (DFT and memory testing) | ||
| + | |||
| + | Project pages: | ||
| + | * [[https:// | ||
| Documentation and testing: | Documentation and testing: | ||
| - | * [[http:// | + | * [[http:// |
| - | * [[http:// | + | * [[http:// |
| - | * [[https:// | + | * [[http:// |
| + | * [[https:// | ||
| * [[https:// | * [[https:// | ||
| - | Integration with FPGA SoCs and boards | + | Integration with FPGA SoCs and boards: |
| * Integration with Zynq-7000 system | * Integration with Zynq-7000 system | ||
| Line 23: | Line 35: | ||
| https:// | https:// | ||
| + | * Integration with Intel Cyclone V 5CSEMA4U23C6 based DE0-Nano-SoC Terasic board. | ||
| + | https:// | ||
| + | |||
| + | Apart from core itself, there are several sub-projects: | ||
| + | * Emulation in mainline QEMU source tree. See [[https:// | ||
| + | * Socket CAN Linux driver (not part of Linux mainline at present time). See [[http:// | ||
| + | |||
| + | Usage: | ||
| + | * The core has been used in several industry projects realized at: [[https:// | ||
| ===== OpenCores SJA-1000 FD Tol ===== | ===== OpenCores SJA-1000 FD Tol ===== | ||