| Next revision | Previous revisionNext revisionBoth sides next revision |
| controllers:ctucanfd [2019/01/24 14:54] – created pavelpisa | controllers:ctucanfd [2020/07/01 22:13] – [CTU CAN FD Core] heinz |
|---|
| |
| ===== CTU CAN FD Core ===== | ===== CTU CAN FD Core ===== |
| | Open-source CAN FD core |
| | |
| | The Czech Technical University (CTU) in Prague has developed an open-source CAN FD core and appropriate development tools. The core complies with ISO 11898-1:2015. The IP core is available under MIT license conditions. The basic features include a RX first-in, first-out (Fifo) buffer of 32 words to 4 096 words equivalent to one to 204 CAN FD data frames and four TX buffers for one CAN FD data frame each. Time stamping of frames is supported as well as time-triggered transmission of data frames. |
| | |
| The VHDL open-source CAN FD core project. | The VHDL open-source CAN FD core project. |
| |
| Project pages: https://gitlab.fel.cvut.cz/canbus/ctucanfd_ip_core | [[https://gitlab.fel.cvut.cz/canbus/ctucanfd_ip_core | Project pages:]] Documentation and testing: |
| Documentation and testing: | |
| * [[http://canbus.pages.fel.cvut.cz/ctucanfd_ip_core/Progdokum.pdf | CTU CAN FD Core Component Documentation]] | * [[http://canbus.pages.fel.cvut.cz/ctucanfd_ip_core/Progdokum.pdf | CTU CAN FD Core Component Documentation]] |
| * [[http://canbus.pages.fel.cvut.cz/ctucanfd_ip_core/coverage/ | The Core coverage by included test framework]] | * [[http://canbus.pages.fel.cvut.cz/ctucanfd_ip_core/coverage/ | The Core coverage by included test framework]] |
| | * [[https://gitlab.fel.cvut.cz/canbus/ctucanfd_ip_core/pipelines | Results of automatic test against test framework]] |
| | * [[https://gitlab.fel.cvut.cz/canbus/zynq/zynq-can-sja1000-top/pipelines | Results of automatic build by Xilinx Vivado and tests on Zynq-7000 MicroZed board]] |
| |
| Integration with FPGA SoCs and boards | Integration with FPGA SoCs and boards |
